























Header connects OSC1/OSC0 and SPI0 to PICLPORT/PCLK for interrupting via comparator C1/C21













AXIOM Remote	
PIC32MZ, ICSP, JTAG	
Copyright (C) 2018 H.Poetzl Licensed under CERN OHL v.1.2	remote_v0.14 4/28/20 1:26 PM Sheet: 1/4



PIC16F718 has Reg. 3B, weak pullups
UGB = 200k (maximum range)







Future Modifications

Move E2 R/B to port B 18/19 for CLC?
(will probably be removed anyway)

R58 on P41/CLC capable port?
R56 on separate CLC capable ports?

Make R37-R39 0402?
not enough power?

Use P1CL05/18 1/10 instead of 1/10L?
ground I/O problems?

AXIOM Remote	
Power Supply	
Copyright (C) 2018 H.Poetzl Licensed under CERN OHL v.1.2	remote_v0.14
	4/28/20 1:26 PM
	Sheet: 4/4